+
  • 2.jpg

QP1H2X-DPxxMxxWG 100G QSFP28 to 2QSFP28 50G DAC

QSFP28 100Gb/s to 2 QSFP28 50G Direct Attached Cable
CLASSIFICATION:
keyword:

QP1H2X-DPxxMxxWG 100G QSFP28 to 2QSFP28 50G DAC


Message Inquiry

Certificate

To obtain a detailed certification certificate, please go to the product compliance status query to download.

图片名称
图片名称
图片名称
图片名称
图片名称
  • 产品描述
    • Commodity name: QP1H2X-DPxxMxxWG 100G QSFP28 to 2QSFP28 50G DAC

    QSFP28 100Gb/s to 2 QSFP28 50G Direct Attached Cable

    QP1H2X-DPxMxxWG

    QSFP28 100Gb/s to 2 QSFP28 50G Direct Attached Cable

    PRODUCT FEATURES

    ● Compatible with IEEE 802.3bj, SFF-8432 and SFF-8665

    ● In accordance with the paging function in the protocol SFF-8636, paging can be selected 00H or 02H in 127 bytes

    ● Supports aggregate data rates of 100Gbps

    ● Optimized construction to minimize insertion loss and cross talk

    ● Backward compatible with existing QSFP+ connectors and cages

    ● Straight and break out assembly configurations available

    ● Customized cable braid termination limits EMI radiation   

    ● Customizable EEPROM mapping for cable signature

    ● RoHS compliant

     

    APPLICATIONS

    ● Switches, servers and routers

    ● Data Center networks

    ● Storage area networks

    ● High performance computing

    ● Telecommunication and wireless infrastructure

    ● Medical diagnostics and networking

     

    PRODUCT DESCRIPTION

    Intcera’s QSFP28 passive copper cable assembly feature eight differential copper pairs, providing four data transmission channels at speeds up to 25Gbps per channel, and meets 100G Ethernet and InfiniBand EDR requirements. Available in a broad rang of wire gages-from 26AWG through 30AWG-this 100G copper cable assembly features low insertion loss and low cross talk. Designed for applications in the data center, networking and telecommunications markets that require a high speed, reliable cable assembly, this next generation product shares the same mating interface with QSFP+ form factor, making it backward compatible with existing QSFP ports.

     

    Ordering Information

    Part Number

    Description

    QP1H2X-DP1M30WG

    100G QSFP28 to 2 QSFP28 50G DAC passive cable 30AWG 1m

    QP1H2X-DP2M30WG

    100G QSFP28 to 2 QSFP28 50G DAC passive cable 30AWG 2m

    QP1H2X-DP3M30WG

    100G QSFP28 to 2 QSFP28 50G DAC passive cable 30AWG 3m

    QP1H2X-DP4M26WG

    100G QSFP28 to 2 QSFP28 50G DAC passive cable 26AWG 4m

    QP1H2X-DP5M26WG

    100G QSFP28 to 2 QSFP28 50G DAC passive cable 26AWG 5m

     

    High Speed Characteristics

    Parameter

    Symbol

    Min

    Typical

    Max

    Unit

    Note

    Differential Impedance

    TDR

    90

    100

    110

    Ώ

     

    Insertion loss

    SDD21

    -16.06

     

    -8

    dB

    At 13.28 GHz

    Differential Return Loss

    SDD11

    SDD22

    -12.45

     

    See 1

    dB

    At 0.05 to 4.1 GHz

    -3.12

     

    See 2

    dB

    At 4.1 to 19 GHz

    Common-mode to common-mode output return loss

    SCC11

    SCC22

     

     

    -2

    dB

    At 0.2 to 19 GHz

    Differential to common-mode

    return loss

    SCD11

    SCD22

    -12

     

    See 3

    dB

    At 0.01 to 12.89 GHz

    -10.58

     

    See 4

    At 12.89 to 19 GHz

    Differential to common Mode

    Conversion Loss

    SCD21-IL

     

     

    -10

    dB

    At 0.01 to 12.89 GHz

     

     

    See 5

    At 12.89 to 15.7 GHz

     

     

    -6.3

    At 15.7 to 19 GHz

    Channel Operating Margin

    COM

     

     

    -3

    dB

     

    Notes:

    Reflection Coefficient given by equation SDD11(dB) < -16.5 + 2 × SQRT(f ), with f in GHz

    Reflection Coefficient given by equation SDD11(dB) < -10.66 + 14 × log10(f/5.5), with f in GHz

    Reflection Coefficient given by equation SCD11(dB) < -22 + (20/25.78)*f, with f in GHz

    Reflection Coefficient given by equation SCD11(dB) < -15 + (6/25.78)*f, with f in GHz

    Reflection Coefficient given by equation SCD21(dB) < -27 + (29/22)*f, with f in GHz

     

    Pin Descriptions

    Pin

    Logic

    Symbol

    Description

    1

     

    GND

    Ground

    2

    CML-I

    Tx2n

    Transmitter Inverted Data Input

    3

    CML-I

    Tx2p

    Transmitter Non-Inverted Data Input

    4

     

    GND

    Ground

    5

    CML-I

    Tx4n

    Transmitter Inverted Data Input

    6

    CML-I

    Tx4p

    Transmitter Non-Inverted Data Input

    7

     

    GND

    Ground

    8

    LVTTL-I

    ModSelL

    Module Select

    9

    LVTTL-I

    ResetL

    Module Reset

    10

     

    Vcc Rx

    +3.3V Power Supply Receiver

    11

    LVCMOS- I/O

    SCL

    2-wire serial interface clock

    12

    LVCMOS- I/O

    SDA

    2-wire serial interface data

    13

     

    GND

    Ground

    14

    CML-O

        Rx3p

    Receiver Non-Inverted Data Output

    15

    CML-O

    Rx3n

    Receiver Inverted Data Output

    16

     

    GND

    Ground

    17

    CML-O

       Rx1p

    Receiver Non-Inverted Data Output

    18

    CML-O

    Rx1n

    Receiver Inverted Data Output

    19

     

    GND

    Ground

    20

     

    GND

    Ground

    21

    CML-O

    Rx2n

    Receiver Inverted Data Output

    22

    CML-O

    Rx2p

    Receiver Non-Inverted Data Output

    23

     

    GND

    Ground

    24

    CML-O

    Rx4n

    Receiver Inverted Data Output

    25

    CML-O

    Rx4p

    Receiver Non-Inverted Data Output

    26

     

    GND

    Ground

    27

    LVTTL-O

    ModPrsL

    Module Present

    28

    LVTTL-O

    IntL

    Interrupt

    29

     

    Vcc Tx

    +3.3V Power supply transmitter

    30

     

    Vcc1

    +3.3V Power supply

    31

    LVTTL-I

    LPMode

    Low Power Mode

    32

     

    GND

    Ground

    33

    CML-I

    Tx3p

    Transmitter Non-Inverted Data Input

     

    34

    CML-I

    Tx3n

    Transmitter Inverted Data Input

    35

     

    GND

    Ground

    36

    CML-I

    Tx1p

    Transmitter Non-Inverted Data Input

    37

    CML-I

    Tx1n

    Transmitter Inverted Data Input

    38

     

    GND

    Ground

     

     

    Mechanical  Specifications

    Regulatory  Compliance

    Item

    Test Method

    Performance

    Electrostatic Discharge (ESD) to the Electrical Pins

     

    MIL-STD-883C Method 3015.7

     

    Class 1(>2000 Volts)

    Electromagnetic Interference (EMI)

    FCC Class B

    Compliant with Standards

    CENELEC EN55022 Class B

    CISPR22 ITE Class B

    RF Immunity (RFI)

    IEC61000-4-3

    Typically Show no Measurable Effect from a 10V/m Field Swept from 80 to 1000MHz

    RoHS Compliance

    RoHS Directive 2011/65/EU and it's Amendment Directives 6/6

    RoHS 6/6 compliant

     

    Appendix A. Document Revision

    Version No.

    Date

    Description

    1.0

    2020-3-5

    Preliminary datasheet

Related products

Online Message